In the Media

R. Colin Johnson of EE Times reports that MIT researchers are, “aiming for a multicore architecture that can scale to any number of cores, with cache coherency. So far, they've prototyped a 36-core version.”